Modelling of the "Gated-diode" configuration in bulk MOSFET's
2000 International Conference on Modeling and Simulation of Microsystems - MSM 2000
Saved in:
Main Authors: | Yip, A., Yeow, Y.T., Samudra, G.S., Ling, C.H. |
---|---|
Other Authors: | ELECTRICAL ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/72753 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Characterization of hot carrier reliability in deep submicronmeter MOSFETs
by: LIAO HONG
Published: (2010) -
A New Model for the Post-Stress Interface Trap Generation in Hot-Carrier Stressed P-MOSFET's
by: Ang, D.S., et al.
Published: (2014) -
A novel experimental technique for the lateral profiling of oxide and interface state charges in hot-hole degraded N-MOSFET's
by: Ang, D.S., et al.
Published: (2014) -
A reassessment of ac hot-carrier degradation in deep-submicrometer LDD N-MOSFET
by: Ang, D.S., et al.
Published: (2014) -
The role of electron traps on the post-stress interface trap generation in hot-carrier stressed p-MOSFET's
by: Ang, D.S., et al.
Published: (2014)