Nanowire FETs for Low Power CMOS Applications Featuring Novel Gate-All-Around Single Metal FUSI Gates with Dual φ m and v T Tune-ability
10.1109/IEDM.2008.4796836
Saved in:
Main Authors: | Jiang, Y., Liow, T.Y., Singh, N., Tan, L.H., Lo, G.Q., Chan, D.S.H., Kwong, D.L. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/84000 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Performance breakthrough in 8 nm gate length gate-all-around nanowire transistors using metallic nanowire contacts
by: Jiang, Y., et al.
Published: (2014) -
Gate-all-around silicon nanowire FET modeling
by: Chen, Xiangchen
Published: (2014) -
Random telegraph signal noise in gate-all-around Si-FinFET with ultranarrow body
by: Lim, Y.F., et al.
Published: (2014) -
CMOS compatible Ge/Si core/shell nanowire gate-all-around pMOSFET integrated with HfO2/TaN gate stack
by: Peng, J.W., et al.
Published: (2014) -
Gate-all-around nanowire FET sensors with ultrahigh sensitivity and low noise
by: Pushpapraj Singh
Published: (2012)