Strained silicon-germanium-on-insulator N-MOSFETs featuring lattice mismatched source/drain stressor and high-stress silicon nitride liner
10.1109/IEDM.2006.346814
Saved in:
Main Authors: | Wang, G.H., Toh, E.-H., Toh, Hoe, K.M., Tripathy, S., Balakurnar, S., Lo, G.-Q., Samudra, G., Yeo, Y.-C. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/84235 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Strained silicon-germanium-on-insulator n-MOSFET with embedded silicon source-and-drain stressors
by: Wang, G.H., et al.
Published: (2014) -
50 nm silicon-on-insulator N-MOSFET featuring multiple stressors: Silicon-carbon source/drain regions and tensile stress silicon nitride liner
by: Ang, K.-W., et al.
Published: (2014) -
Sub 50nm strained n-FETs formed on silicon-germanium-on-insulator substrates and the integration of silicon source/drain stressors
by: Wang, G.H., et al.
Published: (2014) -
Silicon-germanium-tin (SiGeSn) source and drain stressors formed by Sn implant and laser annealing for strained silicon-germanium channel P-MOSFETs
by: Wang, G.H., et al.
Published: (2014) -
Uniaxial strained silicon n-FETs on silicon-germanium-on-insulator substrates with an e-Si0.7Ge0.3 stress transfer layer and source/drain stressors for performance enhancement
by: Wang, G.H., et al.
Published: (2014)