Simulation of tunneling field-effect transistors with extended source structures
10.1063/1.4729068
Saved in:
Main Authors: | Yang, Y., Guo, P., Han, G., Lu Low, K., Zhan, C., Yeo, Y.-C. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/84190 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Source engineering for tunnel field-effect transistor: Elevated source with vertical silicon-germanium/germanium heterostructure
by: Han, G., et al.
Published: (2014) -
Silicon-based tunneling field-effect transistor with elevated germanium source formed on (110) silicon substrate
by: Han, G., et al.
Published: (2014) -
Germanium-tin n-channel tunneling field-effect transistor: Device physics and simulation study
by: Yang, Y., et al.
Published: (2014) -
Tunneling field-effect transistor: Effect of strain and temperature on tunneling current
by: Guo, P.-F., et al.
Published: (2014) -
SPICE behavioral model of the tunneling field-effect transistor for circuit simulation
by: Hong, Y., et al.
Published: (2014)