Wafer-level isothermal electromigration study on deep sub-micron interconnect metallization
The main focus is to further develop the accelerated wafer-level ISO-J and IOS-T EM tests with the possibility of incorporation into wafer fabrication for rapid EM evaluation of new interconnect metallization.
Saved in:
Main Author: | Lim, Yeow Kheng. |
---|---|
Other Authors: | Goh, Wang Ling |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/4698 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Wafer level electromigration reliability study of deep submicron via for multilevel metallization
by: Loh, Wye Boon.
Published: (2008) -
Studies of wafer level electromigration test for ULSI
by: Sum, Heng Keong.
Published: (2008) -
Advanced planarization techniques for deep sub-micron applications
by: Lim, Victor Seng Keong.
Published: (2008) -
Electromigration reliability of copper interconnect in submicron microelectronics application
by: Ang, Kian Ann
Published: (2008) -
Computer-aided spice program for deep sub-micron devices
by: Yeo, Boon Hwang.
Published: (2008)