Investigation of interconnect layout on CU/Low-K TDDB reliability
Traditionally, conventional test structures and standard voltage biasing is used for the accelerated TDDB testing. However, the standard layout and bias conditions used are not representative of the actual circuit. Hence, in this project the influence of layout and biasing of the test structure on T...
Saved in:
Main Author: | Ong, Ran Xing |
---|---|
Other Authors: | Gan Chee Lip |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/62521 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Dielectric failure mechanisms in advanced Cu/low-k interconnect architecture
by: Tan, Tam Lyn
Published: (2008) -
Investigating the electromigration reliability of copper interconnects
by: Shao, Wei
Published: (2010) -
The role of plasma treatments of Cu interconnects in back-end-of-line reliability
by: Tan, Kwan Ling.
Published: (2010) -
Fine pitch packaging study of CU or low-k devices
by: Ong, Xuefen.
Published: (2009) -
Study of electromigration-induced voiding mechanisms in Cu interconnects
by: Anand Vishwanath Vairagar
Published: (2010)