High performance P-channel schottky barrier MOSFETs with self-aligned PtSi source/drain on thin film SOI substrate
10.1088/0256-307X/22/8/055
Saved in:
Main Authors: | Zhu, S.-Y., Li, M.-F. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Article |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/82453 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Experimental and simulation study of the Schottky barrier lowering by substrate doping variation for PtSi source/drain SBFETs
by: Lousberg, G.P., et al.
Published: (2014) -
Drivability improvement in Schottky barrier source/drain MOSFETs with strained-Si channel by Schottky barrier height reduction
by: Zhu, S., et al.
Published: (2014) -
Schottky-barrier si nanowire mosfet: Effects of source/drain metals and gate dielectrics
by: Yang, W., et al.
Published: (2014) -
Schottky barrier source/drain n-mosfet using ytterbium silicide
by: ZHU, SHIYANG, et al.
Published: (2012) -
N-type Schottky barrier source/drain MOSFET using Ytterbium silicide
by: Zhu, S., et al.
Published: (2014)