50 nm silicon-on-insulator N-MOSFET featuring multiple stressors: Silicon-carbon source/drain regions and tensile stress silicon nitride liner
Digest of Technical Papers - Symposium on VLSI Technology
Saved in:
Main Authors: | Ang, K.-W., Chui, K.-J., Chin, H.-C., Foo, Y.-L., Du, A., Deng, W., Li, M.-F., Samudra, G., Balasubramanian, N., Yeo, Y.-C. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/83301 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Strained silicon-germanium-on-insulator N-MOSFETs featuring lattice mismatched source/drain stressor and high-stress silicon nitride liner
by: Wang, G.H., et al.
Published: (2014) -
Strained silicon-germanium-on-insulator n-MOSFET with embedded silicon source-and-drain stressors
by: Wang, G.H., et al.
Published: (2014) -
Sub 50nm strained n-FETs formed on silicon-germanium-on-insulator substrates and the integration of silicon source/drain stressors
by: Wang, G.H., et al.
Published: (2014) -
Enhanced performance in 50 nm N-MOSFETs with silicon-carbon source/drain regions
by: Ang, K.W., et al.
Published: (2014) -
Enhanced strain effects in 25-nm gate-length thin-body nMOSFETs with silicon-carbon source/drain and tensile-stress liner
by: Ang, K.-W., et al.
Published: (2014)