Investigation of interconnect layout on CU/Low-K TDDB reliability
Traditionally, conventional test structures and standard voltage biasing is used for the accelerated TDDB testing. However, the standard layout and bias conditions used are not representative of the actual circuit. Hence, in this project the influence of layout and biasing of the test structure on T...
Saved in:
主要作者: | Ong, Ran Xing |
---|---|
其他作者: | Gan Chee Lip |
格式: | Theses and Dissertations |
語言: | English |
出版: |
2015
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/62521 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
機構: | Nanyang Technological University |
語言: | English |
相似書籍
-
Dielectric failure mechanisms in advanced Cu/low-k interconnect architecture
由: Tan, Tam Lyn
出版: (2008) -
Investigating the electromigration reliability of copper interconnects
由: Shao, Wei
出版: (2010) -
The role of plasma treatments of Cu interconnects in back-end-of-line reliability
由: Tan, Kwan Ling.
出版: (2010) -
Fine pitch packaging study of CU or low-k devices
由: Ong, Xuefen.
出版: (2009) -
Electromigration reliability study on copper interconnects under pulsed current conditions
由: Lim, Meng Keong
出版: (2015)