Device reliability and failure mechanisms related to gate dielectrics and interconnects
Proceedings of the IEEE International Conference on VLSI Design
Saved in:
Main Author: | Radhakrishnan, M.K. |
---|---|
Other Authors: | INSTITUTE OF MICROELECTRONICS |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/116064 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
A new breakdown failure mechanism in HfO 2 gate dielectric
by: Ranjan, R., et al.
Published: (2014) -
Dielectric failure mechanisms in advanced Cu/low-k interconnect architecture
by: Tan, Tam Lyn
Published: (2008) -
Dielectric reliability of copper/low-k interconnects
by: YIANG KOK YONG
Published: (2010) -
Impacts of buffer oxide layer in nitride/oxide stack gate dielectrics on the device performance and dielectric reliability
by: Lin, W.H., et al.
Published: (2014) -
Gate dielectric degradation mechanism associated with DBIE evolution
by: Pey, K.L., et al.
Published: (2014)