Reliability modeling of ultra-thin gate oxide and high-k dielectrics for nano-scale CMOS devices
Ph.D
Saved in:
Main Author: | LOH WEI YIP |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/14505 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
Gate Dielectric-Breakdown-Induced Microstructural Damage in MOSFETs
by: Tang, L.J., et al.
Published: (2014) -
Localized oxide degradation in ultrathin gate dielectric and its statistical analysis
by: Loh, W.Y., et al.
Published: (2014) -
GATE DIELECTRIC BREAKDOWN - 2D MODELING OF THE DBIE IMPACT ON THE DEVICE CHARACTERISTICS
by: CAO YU
Published: (2019) -
Gate dielectric degradation mechanism associated with DBIE evolution
by: Pey, K.L., et al.
Published: (2014) -
Reliability of thin gate oxides irradiated under X-ray lithography conditions
by: Cho, B.J., et al.
Published: (2014)