Impacts of buffer oxide layer in nitride/oxide stack gate dielectrics on the device performance and dielectric reliability
10.1149/1.1455824
Saved in:
Main Authors: | Lin, W.H., Pey, K.L., Dong, Z., Lim, V.S.K., Chooi, S.Y.M., Zhou, M.S., Ang, C.H., Ang, T.C., Lau, W.S. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Article |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/82500 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Hafnium oxide based high-k dielectric gate stack
by: LI QIN
Published: (2010) -
Role of grain boundary percolative defects and localized trap generation on the reliability statistics of high-κ gate dielectric stacks
by: Raghavan, Nagarajan, et al.
Published: (2013) -
Crystalline zirconia oxide on silicon as alternative gate dielectrics
by: Wang, S.J., et al.
Published: (2014) -
Statistical characterization and reliability modeling of novel high-K gate dielectric stacks
by: Nagarajan Raghavan
Published: (2012) -
Effects of surface smoothness and deposition temperature of floating gates in flash memory devices to oxide/nitride/oxide interpoly dielectric breakdown
by: Cha, C.L., et al.
Published: (2014)