Multi-layer high-κ interpoly dielectric for floating gate flash memory devices
10.1016/j.sse.2008.01.010
Saved in:
Main Authors: | Zhang, L., He, W., Chan, D.S.H., Cho, B.J. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Article |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/82726 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Plasma etching optimization of oxide/nitride/oxide interpoly dielectric breakdown time in flash memory devices
by: Cha, C.L., et al.
Published: (2014) -
Charge trapping and breakdown mechanism in HfAlO/TaN gate stack analyzed using carrier separation
by: Loh, W.-Y., et al.
Published: (2014) -
Effect of gate dopant diffusion on leakage current in n+poly-Si/HfO2 and examination of leakage paths by conducting atomic force microscopy
by: Yu, X., et al.
Published: (2014) -
Localized oxide degradation in ultrathin gate dielectric and its statistical analysis
by: Loh, W.Y., et al.
Published: (2014) -
Reliability modeling of ultra-thin gate oxide and high-k dielectrics for nano-scale CMOS devices
by: LOH WEI YIP
Published: (2010)