Scalability and reliability of TaN/HfN/HfO2 gate stacks fabricated by a high temperature process
10.1109/ESSDER.2005.1546663
Saved in:
Main Authors: | Kang, J.F., Yu, H.Y., Ren, C., Yang, H., Sa, N., Liu, X.Y., Han, R.Q., Li, M.-F., Chan, D.S.H., Kwong, D.-L. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/84155 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Mechanism of positive-bias temperature instability in sub-1-nm TaN/HfN/HfO2 gate stack with low preexisting traps
by: Sa, N., et al.
Published: (2014) -
Ultrathin HfO2(EOT < 0.75 nm) gate stack with TaN/HfN electrodes fabricated using a high-temperature process
by: Kang, J.F., et al.
Published: (2014) -
TDDB characteristics of ultra-thin HfN/HfO2 gate stack
by: Yang, H., et al.
Published: (2014) -
Robust High-Quality HfN-HfO 2 Gate Stack for Advanced MOS Device Applications
by: Yu, H.Y., et al.
Published: (2014) -
Thermally Robust High Quality HfN/HfO 2 Gate Stack for Advanced CMOS Devices
by: Yu, H.Y., et al.
Published: (2014)